|
|
18d02abf9d
|
Fix bug where WDG wouldn't initialize if ASMS is turned on after SDCL bootup
SDCLv2-bodge1
|
2023-07-31 01:27:56 +02:00 |
|
|
|
3fedb7117b
|
Disable Watchdog in manual mode
|
2023-05-31 16:42:07 +02:00 |
|
|
|
f9256860e8
|
Update bodge with actual wiring (was easier, AScSDC now inverted)
|
2023-05-28 12:59:18 +02:00 |
|
|
|
460578e359
|
Only close SDC once conditions are met
- Watchdog is initialized
- Potential discharge is completed (5s)
- Flag is set by ABX
|
2023-05-24 13:29:38 +02:00 |
|
|
|
1bc02e7f02
|
Add bodged PCB version with adapted code
- No SDC latching
- No TSOn needed to close SDC
|
2023-05-24 12:54:30 +02:00 |
|
|
|
86f688c0f7
|
Bootup animation for LED debugging + Freeze WDG when debugging
full-feature-complete
|
2023-05-19 22:04:33 +02:00 |
|
|
|
e46a75f99f
|
No termination by default
|
2023-05-03 17:12:54 +02:00 |
|
|
|
0195578317
|
Start WD only after init period so messages are sent even if WD isn't petted
|
2023-05-03 17:12:12 +02:00 |
|
|
|
c6fedbd759
|
Oops filter was misconfigured
|
2023-05-03 14:29:03 +02:00 |
|
|
|
df13585c01
|
Debug.launch whatever
|
2023-05-03 14:28:49 +02:00 |
|
|
|
8f23be6be1
|
Add CAN Filter and Watchdog functionality, theoretically complete
|
2023-04-26 21:41:43 +02:00 |
|
|
|
933f9dd64b
|
Harsware: Notes and integration fixes
|
2023-04-26 15:06:49 +02:00 |
|
|
|
fd5478a521
|
Firmware integration fixes
|
2023-04-26 15:06:03 +02:00 |
|
|
|
b20f63608d
|
Update DBC
|
2023-04-26 15:05:11 +02:00 |
|
|
|
c11c0291c0
|
Add most core functionality, should be drivable
|
2023-04-19 15:57:53 +02:00 |
|
|
|
4a5bcc4046
|
DRC updates
|
2023-04-19 15:57:37 +02:00 |
|
|
|
946bd8e5a0
|
FT23 Firmware beginnings
|
2023-04-07 00:18:34 +02:00 |
|
|
|
6202a467b1
|
Add DBC
|
2023-04-06 23:15:27 +02:00 |
|
|
|
0a2fcb6d48
|
Update divider and use straight header on backside for SWD
|
2023-04-06 20:33:25 +02:00 |
|
|
|
41bdd1b31e
|
Update dividers for 12V supply, convert to KiCAD 7
|
2023-02-23 14:19:18 +01:00 |
|
|
|
afebc5a0e5
|
Implement Feedback
|
2023-01-15 15:45:57 +01:00 |
|
|
|
d5f9805f04
|
Update image
|
2023-01-14 02:11:05 +01:00 |
|
|
|
ce231750f5
|
Rename layers for export
|
2023-01-14 01:55:40 +01:00 |
|
|
|
3a5a1f8454
|
Some cleanup, some upbeefing, and some dumb jokes
|
2023-01-14 01:48:25 +01:00 |
|
|
|
22e9f0f49a
|
Forgot the DRC
|
2023-01-04 03:12:45 +01:00 |
|
|
|
bd4686d517
|
Add Button mounting socket springs for easier disassembly
|
2023-01-04 01:49:07 +01:00 |
|
|
|
f6575d5da8
|
Allow radial supply capacitors
and smoother curves in traces ;)
|
2023-01-03 19:57:11 +01:00 |
|
|
|
e8d86040e2
|
Remove BG, tune
|
2022-12-30 01:34:46 +01:00 |
|
|
|
5a148a0839
|
Replace README image
|
2022-12-30 01:25:16 +01:00 |
|
|
|
100be1c2f0
|
Replace WRL models with STEP for export
|
2022-12-30 00:33:14 +01:00 |
|
|
|
cad7391f7a
|
c-c-c-cleanup?
|
2022-12-30 00:09:29 +01:00 |
|
|
|
3661a3a607
|
Update IOC with new STM32F302 pin assignments
|
2022-12-25 02:12:50 +01:00 |
|
|
|
7fd434e62c
|
Read LV sense analog voltage
- Move to ADC pins
- Adjust voltage dividers
- Comments
- And an unrelated DRC fix :)
|
2022-12-25 01:56:40 +01:00 |
|
|
|
83098af6d2
|
Use available components
|
2022-12-21 21:49:16 +01:00 |
|
|
|
3e5600be3e
|
it goes even cleaner‽‽‽
|
2022-12-21 01:47:21 +01:00 |
|
|
|
36c7d810d1
|
Even more cleanup
|
2022-12-21 01:29:18 +01:00 |
|
|
|
71ebec061f
|
More cleanup + vanity
|
2022-12-21 01:18:44 +01:00 |
|
|
|
06565ca7bd
|
Clean up melty stuff
|
2022-12-21 00:43:15 +01:00 |
|
|
|
62bfe1788d
|
M̷̬͓͂͋͜͝Ë̶̘́L̴͈͐̐T̵͔̠̅ ̴̦̂̕Ì̷̙͚̮͊͘T̴̛͕̙̠̋
|
2022-12-20 15:55:06 +01:00 |
|
|
|
c9e51b935e
|
Clean up DRC
|
2022-12-20 14:48:58 +01:00 |
|
|
|
e45fcf5388
|
Finish routing, cleanup, add Vdivs for SDC measurements
|
2022-12-20 01:00:30 +01:00 |
|
|
|
08c28cc214
|
Finish routing
|
2022-12-19 22:02:24 +01:00 |
|
|
|
eb3e35a57e
|
Make ERC happy
|
2022-12-19 19:00:21 +01:00 |
|
|
|
590c34977d
|
Preliminary routing
|
2022-12-19 02:34:10 +01:00 |
|
|
|
111b3f442c
|
Add labels to jumpers
|
2022-12-16 02:08:33 +01:00 |
|
|
|
3fb3b43de2
|
PCB shape and placement
|
2022-12-16 01:52:29 +01:00 |
|
|
|
6ac906f030
|
Fixes and cleanup resulting from placement
|
2022-12-16 01:52:01 +01:00 |
|
|
|
18178ce121
|
Clean up and update symbols/footprints/3d
|
2022-12-16 01:51:48 +01:00 |
|
|
|
d19aff9e26
|
Assign Footprints
|
2022-12-15 18:36:53 +01:00 |
|
|
|
e71647b9d1
|
Add UCC bypass and PoR circuit to resolve #11
|
2022-12-15 17:59:32 +01:00 |
|
