|
|
8e62180537
|
Remove old signal mapping
|
2025-03-29 12:57:28 +01:00 |
|
|
|
8f6b924865
|
Complete new CAN mappings
|
2025-03-29 12:56:06 +01:00 |
|
|
|
298fd8709c
|
A few ideas for can mappings
|
2025-03-27 20:24:25 +01:00 |
|
|
|
84b4a487fc
|
mappings scaffold
|
2025-03-24 20:35:14 +01:00 |
|
|
|
60a84c1290
|
regen code
|
2025-03-24 19:21:46 +01:00 |
|
|
|
d05f28700f
|
Update ADC DMA rank mappings to reflect pinout
|
2025-03-24 19:13:54 +01:00 |
|
|
|
29ebac472f
|
clean up llm code and test all ADCs successfully
|
2025-03-24 18:24:55 +01:00 |
|
|
|
d089fa4796
|
probably correct ram adresses for h7a3
|
2025-03-24 17:33:43 +01:00 |
|
|
|
852ce2fbae
|
adc callback reached, llm linker script changes
|
2025-03-24 17:19:55 +01:00 |
|
|
|
fe9a486819
|
Remove build/ and .stm32env from git
|
2025-03-24 07:43:56 +01:00 |
|
|
|
f7b04fb8ed
|
Still no ADC (Timer 6 worked in Interrupt mode)
|
2025-03-18 17:32:57 +01:00 |
|
|
|
cd50212b39
|
Software Scaffold
|
2025-03-12 16:29:44 +01:00 |
|
|
|
c512851a7c
|
changed project structure
|
2024-11-19 11:40:34 +01:00 |
|
