|
|
28fc2a966b
|
fix PWM checking for wrong CAN bus
|
2025-05-26 23:50:05 +02:00 |
|
|
|
6051e4b993
|
Update mappings to newest agreements
|
2025-05-25 14:55:18 +02:00 |
|
|
|
3a8b90acc8
|
Ready for install: Switch to CAN1 and add unused PWM IDs for front
|
2025-05-15 13:23:56 +02:00 |
|
|
|
7c50101f9e
|
Resolve #4 by running main loop inside timer IRQ and setting it to 1kHz
|
2025-05-12 17:46:28 +02:00 |
|
|
|
3e4cc09120
|
Input capture works. off by *2
|
2025-05-09 11:44:55 +02:00 |
|
|
|
ffd90a6a36
|
Turn PWM channels on only when needed
|
2025-05-08 15:12:54 +02:00 |
|
|
|
778e0ae272
|
CAN bus bringup (everything works except PWM output)
|
2025-04-24 20:38:24 +02:00 |
|
|
|
804bb33064
|
Add PWM control functionality
|
2025-04-20 17:30:52 +02:00 |
|
|
|
1a517299a0
|
Add CAN send logic and DIO mapping
|
2025-03-30 11:14:16 +02:00 |
|
|
|
eb994ad693
|
New pin mappings for wiring optimization
|
2025-03-29 15:45:20 +01:00 |
|
|
|
8e62180537
|
Remove old signal mapping
|
2025-03-29 12:57:28 +01:00 |
|
|
|
8f6b924865
|
Complete new CAN mappings
|
2025-03-29 12:56:06 +01:00 |
|
|
|
298fd8709c
|
A few ideas for can mappings
|
2025-03-27 20:24:25 +01:00 |
|
|
|
84b4a487fc
|
mappings scaffold
|
2025-03-24 20:35:14 +01:00 |
|
|
|
60a84c1290
|
regen code
|
2025-03-24 19:21:46 +01:00 |
|
|
|
d05f28700f
|
Update ADC DMA rank mappings to reflect pinout
|
2025-03-24 19:13:54 +01:00 |
|
|
|
29ebac472f
|
clean up llm code and test all ADCs successfully
|
2025-03-24 18:24:55 +01:00 |
|
|
|
d089fa4796
|
probably correct ram adresses for h7a3
|
2025-03-24 17:33:43 +01:00 |
|
|
|
852ce2fbae
|
adc callback reached, llm linker script changes
|
2025-03-24 17:19:55 +01:00 |
|
|
|
fe9a486819
|
Remove build/ and .stm32env from git
|
2025-03-24 07:43:56 +01:00 |
|
|
|
f7b04fb8ed
|
Still no ADC (Timer 6 worked in Interrupt mode)
|
2025-03-18 17:32:57 +01:00 |
|
|
|
cd50212b39
|
Software Scaffold
|
2025-03-12 16:29:44 +01:00 |
|
|
|
c512851a7c
|
changed project structure
|
2024-11-19 11:40:34 +01:00 |
|
