Shutdown Circuit Logic allows for the AS to close/open the SDC under certain circumstances using hard-wired logic. The PCB also facilitates EBS supervision monitoring, TSstart MUXing, and includes a mini AMI, buttons and indicators.

Go to file

Oskar Winkels 41e6ce3efd Change a bunch of stuff for rules and fun Mostly new relay for more POWA (3A instead of 1.2A)		2022-01-15 00:19:04 +01:00
footprints	A tiny bit of cleanup and beautifying SilkScreen	2021-12-19 14:51:39 +01:00
packages3d	Switch to Binder 12M-A 12P plug and add some silliness	2021-12-18 23:56:14 +01:00
symbols	Switch to Binder 12M-A 12P plug and add some silliness	2021-12-18 23:56:14 +01:00
.gitignore	Change a bunch of stuff for rules and fun	2022-01-15 00:19:04 +01:00
README.md	…
SDCL.ioc	Initial commit	2021-12-16 15:38:42 +01:00
SDCL.kicad_pcb	Change a bunch of stuff for rules and fun	2022-01-15 00:19:04 +01:00
SDCL.pro	Change a bunch of stuff for rules and fun	2022-01-15 00:19:04 +01:00
SDCL.sch	Annotations and other tidying	2022-01-09 12:01:24 +01:00
can.sch	Add comment on transceiver enable resistor	2021-12-16 17:22:41 +01:00
connections.sch	Change a bunch of stuff for rules and fun	2022-01-15 00:19:04 +01:00
cu.sch	Clean up and tidying	2021-12-16 17:16:37 +01:00
fp-lib-table	Initial commit	2021-12-16 15:38:42 +01:00
npl.sch	Annotations and other tidying	2022-01-09 12:01:24 +01:00
power-before.sch	Initial commit	2021-12-16 15:38:42 +01:00
power.sch	Annotations and other tidying	2022-01-09 12:01:24 +01:00
relay.sch	Change a bunch of stuff for rules and fun	2022-01-15 00:19:04 +01:00
sym-lib-table	Initial commit	2021-12-16 15:38:42 +01:00

README.md

SDCL

Shutdown Circuit Logic

Allows for the AS to control SDC closure/opening under certain circumstances using hard-wired logic.