 Leonard Gies
|
2c44fd4e59
|
configure greber export
|
2024-12-21 18:18:25 +01:00 |
|
Leonard Gies
|
300da2fd85
|
add back silkscreen
|
2024-12-21 18:06:35 +01:00 |
|
Leonard Gies
|
5d1113da0a
|
remove LeitOn Logo and update version for first manufacturing
|
2024-12-21 17:05:04 +01:00 |
|
Leonard Gies
|
39269e9af5
|
add power status led
|
2024-12-21 16:26:26 +01:00 |
|
Leonard Gies
|
c60bb1d5b3
|
update MMNL footprint with mounting holes on GND
|
2024-12-21 15:54:59 +01:00 |
|
Leonard Gies
|
9c869bdd62
|
remove unnecessary via
|
2024-12-21 15:24:55 +01:00 |
|
Leonard Gies
|
2586bbdfd6
|
update piezo 3D model
|
2024-12-21 14:31:31 +01:00 |
|
Leonard Gies
|
52e7bb66e1
|
fix right angle trace
|
2024-12-17 21:48:55 +01:00 |
|
Leonard Gies
|
c652f7ec39
|
move C5 closer to piezo pin M
|
2024-12-17 21:47:38 +01:00 |
|
Leonard Gies
|
7dcf0b54bc
|
add MMNL mounting pads to ground net
|
2024-12-17 21:40:11 +01:00 |
|
Leonard Gies
|
93e420c667
|
rotate C1 to be closer to LDO
|
2024-12-17 21:36:37 +01:00 |
|
Leonard Gies
|
f09a9d1998
|
rotate MMNL connector to have more clearance around locking mechanism
|
2024-12-17 17:11:38 +01:00 |
|
Leonard Gies
|
4b8821feab
|
update piezo footprint on pcb and layout MMNL connector tighter
|
2024-12-17 11:24:02 +01:00 |
|
Leonard Gies
|
30f471185c
|
update piezo buzzer footprint with better markings and rough 3d model
|
2024-12-17 11:22:13 +01:00 |
|
Leonard Gies
|
a833db85ca
|
add MMNL connector instead of wire solder
|
2024-12-17 10:49:06 +01:00 |
|
Leonard Gies
|
e3e4a4e418
|
move piezo buzzer outline to B.Fab
|
2024-12-17 10:17:12 +01:00 |
|
Leonard Gies
|
cf8e825d45
|
add input capacitor for piezo driver
|
2024-12-08 14:07:52 +01:00 |
|
Leonard Gies
|
09d2e88466
|
remove back silkscreen layer
|
2024-12-08 12:03:33 +01:00 |
|
Leonard Gies
|
9699e0397d
|
add mounting hole symbol
|
2024-12-08 11:59:30 +01:00 |
|
Leonard Gies
|
10ed5d864a
|
replace polarized capacitor symbols with default KiCad symbols
|
2024-12-08 11:53:49 +01:00 |
|
Leonard Gies
|
e20e54f0c4
|
give LDO output a power label and change SIG to local label
|
2024-12-08 11:35:34 +01:00 |
|
Leonard Gies
|
0753fd105d
|
add more ground vias near LDO
|
2024-12-08 11:15:30 +01:00 |
|
Leonard Gies
|
52b8a77603
|
add ADJ capacitor to LDO and place output capacitor closer to output pin
|
2024-12-08 11:10:53 +01:00 |
|
Leonard Gies
|
c467b8ed97
|
update README with short description
|
2024-12-07 23:01:50 +01:00 |
|
Leonard Gies
|
fbf944a1ef
|
improve routing around LDO C1 and TVS-diode
|
2024-12-07 22:52:11 +01:00 |
|
Leonard Gies
|
f2c3e087ac
|
update track width and via diameter
|
2024-12-07 22:43:57 +01:00 |
|
Leonard Gies
|
8be6b30215
|
improve connection between C4 and LDO and add thermal vias near LDO
|
2024-12-07 22:43:06 +01:00 |
|
Leonard Gies
|
429b43758a
|
add v0.1
|
2024-12-07 17:44:50 +01:00 |
|
Leonard Gies
|
f920ec3803
|
setup KiCad project
|
2024-11-26 17:16:17 +01:00 |
FaSTTUBe
|
c01d6a9743
|
Initial commit
|
2024-11-26 17:00:27 +01:00 |