FaSTTUBe/scruti-documents
56
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

highlight TS path in DC

Browse Source
This commit is contained in:
Johnny Hsu 2025-04-28 17:03:34 +02:00
parent 2a006b59ec
commit 61e74e0d84
3 changed files with 14 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
README.md
View File

@ -29,12 +29,12 @@ TeX source file for ESF and scrutineering
- [X] Vehicle TS Schematic voltage measurement, AIR and precharge relay state detection, red and green TSAL circuitry.
- [ ] Provide latching capability explanation/simulation.
- [ ] Provide an explanation of SCS signal implementation, failure mode and effect analysis per T11.9.2
- [ ] TS Discharge Circuit
- [ ] Schematic
- [ ] Relay/MOSFET (or equivalent) datasheet
- [ ] Resistor (or equivalent) datasheet
- [ ] High-level schematic of the discharge circuitry, highlighting components in the discharge power path (e.g. DC-link capacitors and their connection, switching devices, and resistors).
- [ ] Proof that all components in the discharge power path can permanently handle maximum TS potential (calculations/simulations, component mounting method if necessary).
- [X] TS Discharge Circuit
- [X] Schematic
- [X] Relay/MOSFET (or equivalent) datasheet
- [X] Resistor (or equivalent) datasheet
- [X] High-level schematic of the discharge circuitry, highlighting components in the discharge power path (e.g. DC-link capacitors and their connection, switching devices, and resistors).
- [X] Proof that all components in the discharge power path can permanently handle maximum TS potential (calculations/simulations, component mounting method if necessary).
Categories for FS Czech ESF Addendum are BSPD, SDC, TSAL and Discharge.
- Documents must be submitted via the FS Czech Portal by 13:00 CEST, May 9th, 2025.

BIN
TS-DC-schematic/TS-DC-schematic.pdf
View File

Binary file not shown.

9
TS-DC-schematic/TS-DC-schematic.tex
View File

@ -17,6 +17,7 @@
\usepackage{wrapfig}
\usepackage{multicol}
\usepackage{amsmath, amssymb}
\usepackage{tikz}
\usepackage{hyperref}
\usepackage{listings}
\usepackage{xcolor}
@ -65,9 +66,15 @@
\caption{Schematic of the Discharge Circuit PCB}
\end{figure}
\begin{tikzpicture}[remember picture, overlay]
% Draw a yellow semi-transparent rectangle
\fill[yellow, opacity=0.4] ([xshift=3.1cm,yshift=6.8cm]current page.center) rectangle ++(1.37cm,1.86cm);
\fill[yellow, opacity=0.4] ([xshift=4.88cm,yshift=6.8cm]current page.center) rectangle ++(1.25cm,1.86cm);
\end{tikzpicture}
\section*{Discharge Time}
As seen in the Schematic, for our discharge circuitry a PTC (PTCEL13R251NxE) is used. The total capacitance of the DC-link capacitor from the two inverters that we are using is \SI{200}{\micro\farad}, and the maximum voltage of the accumulator is 403.2V. Using the RC discharging circuit equation, we obtain the highest resistance that the PTC can have so that we are still within the 5s discharge limit.
As seen in the Schematic, for our discharge circuitry a PTC (PTCEL13R251NxE) is used. The total capacitance of the DC-link capacitor from the two inverters (Emsiso emDrive H100) that we are using is about \SI{200}{\micro\farad}, and the maximum voltage of the accumulator is 403.2V. Using the RC discharging circuit equation, we obtain the highest resistance that the PTC can have so that we are still within the 5s discharge limit.
\begin{align}
V_C = & V_0 \cdot e^{-t/RC} \\