Shutdown Circuit Logic allows for the AS to close/open the SDC under certain circumstances using hard-wired logic. The PCB also facilitates EBS supervision monitoring, TSstart MUXing, and includes a mini AMI, buttons and indicators.

Go to file

Oskar Winkels 83ee845909 Initial commit		2021-12-16 15:38:42 +01:00
footprints	Initial commit	2021-12-16 15:38:42 +01:00
symbols	Initial commit	2021-12-16 15:38:42 +01:00
.gitignore	Initial commit	2021-12-16 15:38:42 +01:00
README.md	Initial commit	2021-12-16 15:32:44 +01:00
SDCL.ioc	Initial commit	2021-12-16 15:38:42 +01:00
SDCL.kicad_pcb	Initial commit	2021-12-16 15:38:42 +01:00
SDCL.pro	Initial commit	2021-12-16 15:38:42 +01:00
SDCL.sch	Initial commit	2021-12-16 15:38:42 +01:00
can.sch	Initial commit	2021-12-16 15:38:42 +01:00
cu.sch	Initial commit	2021-12-16 15:38:42 +01:00
fp-lib-table	Initial commit	2021-12-16 15:38:42 +01:00
npl.sch	Initial commit	2021-12-16 15:38:42 +01:00
power-before.sch	Initial commit	2021-12-16 15:38:42 +01:00
power.sch	Initial commit	2021-12-16 15:38:42 +01:00
relay.sch	Initial commit	2021-12-16 15:38:42 +01:00
sym-lib-table	Initial commit	2021-12-16 15:38:42 +01:00

README.md

SDCL

Shutdown Circuit Logic

Allows for the AS to control SDC closure/opening under certain circumstances using hard-wired logic.