FaSTTUBe
/
SDCL
48
2
Fork 0
Code Issues Pull Requests Releases Activity
Shutdown Circuit Logic allows for the AS to close/open the SDC under certain circumstances using hard-wired logic. The PCB also facilitates EBS supervision monitoring, TSstart MUXing, and includes a mini AMI, buttons and indicators.
4 Commits 3 Branches 4 Tags 25 MiB
C 99.7%
Assembly 0.3%
Go to file
Oskar Winkels 593e6e25e0
Add comment on transceiver enable resistor 		2021-12-16 17:22:41 +01:00
footprints Initial commit 2021-12-16 15:38:42 +01:00
symbols Initial commit 2021-12-16 15:38:42 +01:00
.gitignore Initial commit 2021-12-16 15:38:42 +01:00
README.md Initial commit 2021-12-16 15:32:44 +01:00
SDCL.ioc Initial commit 2021-12-16 15:38:42 +01:00
SDCL.kicad_pcb Clean up and tidying 2021-12-16 17:16:37 +01:00
SDCL.pro Initial commit 2021-12-16 15:38:42 +01:00
SDCL.sch Clean up and tidying 2021-12-16 17:16:37 +01:00
can.sch Add comment on transceiver enable resistor 2021-12-16 17:22:41 +01:00
connections.sch Clean up and tidying 2021-12-16 17:16:37 +01:00
cu.sch Clean up and tidying 2021-12-16 17:16:37 +01:00
fp-lib-table Initial commit 2021-12-16 15:38:42 +01:00
npl.sch Clean up and tidying 2021-12-16 17:16:37 +01:00
power-before.sch Initial commit 2021-12-16 15:38:42 +01:00
power.sch Clean up and tidying 2021-12-16 17:16:37 +01:00
relay.sch Clean up and tidying 2021-12-16 17:16:37 +01:00
sym-lib-table Initial commit 2021-12-16 15:38:42 +01:00

README.md

SDCL

Shutdown Circuit Logic

Allows for the AS to control SDC closure/opening under certain circumstances using hard-wired logic.