263 lines
9.1 KiB
ArmAsm
263 lines
9.1 KiB
ArmAsm
;/**************************************************************************//**
|
|
; * @file startup_ARMCM7.s
|
|
; * @brief CMSIS Core Device Startup File for
|
|
; * ARMCM7 Device Series
|
|
; * @version V5.00
|
|
; * @date 02. March 2016
|
|
; ******************************************************************************/
|
|
;/*
|
|
; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
|
|
; *
|
|
; * SPDX-License-Identifier: Apache-2.0
|
|
; *
|
|
; * Licensed under the Apache License, Version 2.0 (the License); you may
|
|
; * not use this file except in compliance with the License.
|
|
; * You may obtain a copy of the License at
|
|
; *
|
|
; * www.apache.org/licenses/LICENSE-2.0
|
|
; *
|
|
; * Unless required by applicable law or agreed to in writing, software
|
|
; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
|
; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
; * See the License for the specific language governing permissions and
|
|
; * limitations under the License.
|
|
; */
|
|
|
|
;/*
|
|
;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
|
|
;*/
|
|
|
|
|
|
; <h> Stack Configuration
|
|
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
; </h>
|
|
|
|
Stack_Size EQU 0x00000400
|
|
|
|
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
Stack_Mem SPACE Stack_Size
|
|
__initial_sp
|
|
|
|
|
|
; <h> Heap Configuration
|
|
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
; </h>
|
|
|
|
Heap_Size EQU 0x00080000
|
|
|
|
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
__heap_base
|
|
Heap_Mem SPACE Heap_Size
|
|
__heap_limit
|
|
|
|
|
|
PRESERVE8
|
|
THUMB
|
|
|
|
|
|
; Vector Table Mapped to Address 0 at Reset
|
|
|
|
AREA RESET, DATA, READONLY
|
|
EXPORT __Vectors
|
|
EXPORT __Vectors_End
|
|
EXPORT __Vectors_Size
|
|
|
|
__Vectors DCD __initial_sp ; Top of Stack
|
|
DCD Reset_Handler ; Reset Handler
|
|
DCD NMI_Handler ; NMI Handler
|
|
DCD HardFault_Handler ; Hard Fault Handler
|
|
DCD MemManage_Handler ; MPU Fault Handler
|
|
DCD BusFault_Handler ; Bus Fault Handler
|
|
DCD UsageFault_Handler ; Usage Fault Handler
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD 0 ; Reserved
|
|
DCD SVC_Handler ; SVCall Handler
|
|
DCD DebugMon_Handler ; Debug Monitor Handler
|
|
DCD 0 ; Reserved
|
|
DCD PendSV_Handler ; PendSV Handler
|
|
DCD SysTick_Handler ; SysTick Handler
|
|
|
|
; External Interrupts
|
|
DCD WDT_IRQHandler ; 0: Watchdog Timer
|
|
DCD RTC_IRQHandler ; 1: Real Time Clock
|
|
DCD TIM0_IRQHandler ; 2: Timer0 / Timer1
|
|
DCD TIM2_IRQHandler ; 3: Timer2 / Timer3
|
|
DCD MCIA_IRQHandler ; 4: MCIa
|
|
DCD MCIB_IRQHandler ; 5: MCIb
|
|
DCD UART0_IRQHandler ; 6: UART0 - DUT FPGA
|
|
DCD UART1_IRQHandler ; 7: UART1 - DUT FPGA
|
|
DCD UART2_IRQHandler ; 8: UART2 - DUT FPGA
|
|
DCD UART4_IRQHandler ; 9: UART4 - not connected
|
|
DCD AACI_IRQHandler ; 10: AACI / AC97
|
|
DCD CLCD_IRQHandler ; 11: CLCD Combined Interrupt
|
|
DCD ENET_IRQHandler ; 12: Ethernet
|
|
DCD USBDC_IRQHandler ; 13: USB Device
|
|
DCD USBHC_IRQHandler ; 14: USB Host Controller
|
|
DCD CHLCD_IRQHandler ; 15: Character LCD
|
|
DCD FLEXRAY_IRQHandler ; 16: Flexray
|
|
DCD CAN_IRQHandler ; 17: CAN
|
|
DCD LIN_IRQHandler ; 18: LIN
|
|
DCD I2C_IRQHandler ; 19: I2C ADC/DAC
|
|
DCD 0 ; 20: Reserved
|
|
DCD 0 ; 21: Reserved
|
|
DCD 0 ; 22: Reserved
|
|
DCD 0 ; 23: Reserved
|
|
DCD 0 ; 24: Reserved
|
|
DCD 0 ; 25: Reserved
|
|
DCD 0 ; 26: Reserved
|
|
DCD 0 ; 27: Reserved
|
|
DCD CPU_CLCD_IRQHandler ; 28: Reserved - CPU FPGA CLCD
|
|
DCD 0 ; 29: Reserved - CPU FPGA
|
|
DCD UART3_IRQHandler ; 30: UART3 - CPU FPGA
|
|
DCD SPI_IRQHandler ; 31: SPI Touchscreen - CPU FPGA
|
|
__Vectors_End
|
|
|
|
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
|
|
AREA |.text|, CODE, READONLY
|
|
|
|
|
|
; Reset Handler
|
|
|
|
Reset_Handler PROC
|
|
EXPORT Reset_Handler [WEAK]
|
|
IMPORT SystemInit
|
|
IMPORT __main
|
|
LDR R0, =SystemInit
|
|
BLX R0
|
|
LDR R0, =__main
|
|
BX R0
|
|
ENDP
|
|
|
|
|
|
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
|
|
NMI_Handler PROC
|
|
EXPORT NMI_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
HardFault_Handler\
|
|
PROC
|
|
EXPORT HardFault_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
MemManage_Handler\
|
|
PROC
|
|
EXPORT MemManage_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
BusFault_Handler\
|
|
PROC
|
|
EXPORT BusFault_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
UsageFault_Handler\
|
|
PROC
|
|
EXPORT UsageFault_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
SVC_Handler PROC
|
|
EXPORT SVC_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
DebugMon_Handler\
|
|
PROC
|
|
EXPORT DebugMon_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
PendSV_Handler PROC
|
|
EXPORT PendSV_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
SysTick_Handler PROC
|
|
EXPORT SysTick_Handler [WEAK]
|
|
B .
|
|
ENDP
|
|
|
|
Default_Handler PROC
|
|
|
|
EXPORT WDT_IRQHandler [WEAK]
|
|
EXPORT RTC_IRQHandler [WEAK]
|
|
EXPORT TIM0_IRQHandler [WEAK]
|
|
EXPORT TIM2_IRQHandler [WEAK]
|
|
EXPORT MCIA_IRQHandler [WEAK]
|
|
EXPORT MCIB_IRQHandler [WEAK]
|
|
EXPORT UART0_IRQHandler [WEAK]
|
|
EXPORT UART1_IRQHandler [WEAK]
|
|
EXPORT UART2_IRQHandler [WEAK]
|
|
EXPORT UART3_IRQHandler [WEAK]
|
|
EXPORT UART4_IRQHandler [WEAK]
|
|
EXPORT AACI_IRQHandler [WEAK]
|
|
EXPORT CLCD_IRQHandler [WEAK]
|
|
EXPORT ENET_IRQHandler [WEAK]
|
|
EXPORT USBDC_IRQHandler [WEAK]
|
|
EXPORT USBHC_IRQHandler [WEAK]
|
|
EXPORT CHLCD_IRQHandler [WEAK]
|
|
EXPORT FLEXRAY_IRQHandler [WEAK]
|
|
EXPORT CAN_IRQHandler [WEAK]
|
|
EXPORT LIN_IRQHandler [WEAK]
|
|
EXPORT I2C_IRQHandler [WEAK]
|
|
EXPORT CPU_CLCD_IRQHandler [WEAK]
|
|
EXPORT SPI_IRQHandler [WEAK]
|
|
|
|
WDT_IRQHandler
|
|
RTC_IRQHandler
|
|
TIM0_IRQHandler
|
|
TIM2_IRQHandler
|
|
MCIA_IRQHandler
|
|
MCIB_IRQHandler
|
|
UART0_IRQHandler
|
|
UART1_IRQHandler
|
|
UART2_IRQHandler
|
|
UART3_IRQHandler
|
|
UART4_IRQHandler
|
|
AACI_IRQHandler
|
|
CLCD_IRQHandler
|
|
ENET_IRQHandler
|
|
USBDC_IRQHandler
|
|
USBHC_IRQHandler
|
|
CHLCD_IRQHandler
|
|
FLEXRAY_IRQHandler
|
|
CAN_IRQHandler
|
|
LIN_IRQHandler
|
|
I2C_IRQHandler
|
|
CPU_CLCD_IRQHandler
|
|
SPI_IRQHandler
|
|
B .
|
|
|
|
ENDP
|
|
|
|
|
|
ALIGN
|
|
|
|
|
|
; User Initial Stack & Heap
|
|
|
|
IF :DEF:__MICROLIB
|
|
|
|
EXPORT __initial_sp
|
|
EXPORT __heap_base
|
|
EXPORT __heap_limit
|
|
|
|
ELSE
|
|
|
|
IMPORT __use_two_region_memory
|
|
EXPORT __user_initial_stackheap
|
|
|
|
__user_initial_stackheap PROC
|
|
LDR R0, = Heap_Mem
|
|
LDR R1, =(Stack_Mem + Stack_Size)
|
|
LDR R2, = (Heap_Mem + Heap_Size)
|
|
LDR R3, = Stack_Mem
|
|
BX LR
|
|
ENDP
|
|
|
|
ALIGN
|
|
|
|
ENDIF
|
|
|
|
|
|
END
|