FaSTTUBe/sensor-node
55
0
Fork 0
Code Issues 6 Pull Requests Packages Projects Releases Wiki Activity

probably correct ram adresses for h7a3

Browse Source
This commit is contained in:
Karlsson Winkels 2025-03-24 17:33:43 +01:00
parent 852ce2fbae
commit d089fa4796
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Software/stm32h7a3ritx_flash.ld
View File

@ -62,9 +62,9 @@ _Min_Stack_Size = 0x400; /* required amount of stack */
MEMORY MEMORY
{ {
DTCMRAM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K DTCMRAM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K
RAM_D1 (xrw) : ORIGIN = 0x24000000, LENGTH = 512K /* D1 domain AXI SRAM */ RAM_D1 (xrw) : ORIGIN = 0x24000000, LENGTH = 1024K /* D1 domain AXI SRAM */
RAM_D2 (xrw) : ORIGIN = 0x30000000, LENGTH = 288K /* D2 domain AHB SRAM */ RAM_D2 (xrw) : ORIGIN = 0x30000000, LENGTH = 64K /* D2 domain AHB SRAM */
RAM_D3 (xrw) : ORIGIN = 0x38000000, LENGTH = 64K /* D3 domain AHB SRAM */ RAM_D3 (xrw) : ORIGIN = 0x30010000, LENGTH = 64K /* D3 domain AHB SRAM */
ITCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 64K ITCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 64K
FLASH (rx) : ORIGIN = 0x8000000, LENGTH = 2048K FLASH (rx) : ORIGIN = 0x8000000, LENGTH = 2048K
} }