adbmsFunctionTest/build/debug/Core/Src/24LC02.lst

210 lines
7.9 KiB
Plaintext
Raw Normal View History

2024-10-15 15:55:11 +02:00
ARM GAS /tmp/ccdSIelb.s page 1
1 .cpu cortex-m4
2 .arch armv7e-m
3 .fpu fpv4-sp-d16
4 .eabi_attribute 27, 1
5 .eabi_attribute 28, 1
6 .eabi_attribute 20, 1
7 .eabi_attribute 21, 1
8 .eabi_attribute 23, 3
9 .eabi_attribute 24, 1
10 .eabi_attribute 25, 1
11 .eabi_attribute 26, 1
12 .eabi_attribute 30, 1
13 .eabi_attribute 34, 1
14 .eabi_attribute 18, 4
15 .file "24LC02.c"
16 .text
17 .Ltext0:
18 .cfi_sections .debug_frame
19 .file 1 "Core/Src/24LC02.c"
20 .section .text.eeprom_init,"ax",%progbits
21 .align 1
22 .global eeprom_init
23 .syntax unified
24 .thumb
25 .thumb_func
27 eeprom_init:
28 .LFB123:
1:Core/Src/24LC02.c **** #include "24LC02.h"
2:Core/Src/24LC02.c **** #include "ADBMS_Abstraction.h"
3:Core/Src/24LC02.c ****
4:Core/Src/24LC02.c **** #include <stdint.h>
5:Core/Src/24LC02.c ****
6:Core/Src/24LC02.c **** uint8_t eeprom_init() {
29 .loc 1 6 23 view -0
30 .cfi_startproc
31 @ args = 0, pretend = 0, frame = 0
32 @ frame_needed = 0, uses_anonymous_args = 0
33 0000 08B5 push {r3, lr}
34 .cfi_def_cfa_offset 8
35 .cfi_offset 3, -8
36 .cfi_offset 14, -4
7:Core/Src/24LC02.c **** uint8_t StartAddr = 0;
37 .loc 1 7 5 view .LVU1
38 .LVL0:
8:Core/Src/24LC02.c **** uint8_t data = 0;
39 .loc 1 8 5 view .LVU2
9:Core/Src/24LC02.c ****
10:Core/Src/24LC02.c **** if (amsWriteComm(EEPROM_ADDR, StartAddr, data) != 0){
40 .loc 1 10 5 view .LVU3
41 .loc 1 10 9 is_stmt 0 view .LVU4
42 0002 0022 movs r2, #0
43 0004 1146 mov r1, r2
44 0006 5020 movs r0, #80
45 0008 FFF7FEFF bl amsWriteComm
46 .LVL1:
47 .loc 1 10 8 discriminator 1 view .LVU5
48 000c 00B9 cbnz r0, .L5
ARM GAS /tmp/ccdSIelb.s page 2
49 .L2:
11:Core/Src/24LC02.c **** return 1;
12:Core/Src/24LC02.c **** }
13:Core/Src/24LC02.c ****
14:Core/Src/24LC02.c **** return 0;
15:Core/Src/24LC02.c **** }
50 .loc 1 15 1 view .LVU6
51 000e 08BD pop {r3, pc}
52 .L5:
11:Core/Src/24LC02.c **** return 1;
53 .loc 1 11 16 view .LVU7
54 0010 0120 movs r0, #1
55 0012 FCE7 b .L2
56 .cfi_endproc
57 .LFE123:
59 .section .text.eeprom_write,"ax",%progbits
60 .align 1
61 .global eeprom_write
62 .syntax unified
63 .thumb
64 .thumb_func
66 eeprom_write:
67 .LVL2:
68 .LFB124:
16:Core/Src/24LC02.c ****
17:Core/Src/24LC02.c **** uint8_t eeprom_write(uint8_t addr, uint8_t data) {
69 .loc 1 17 50 is_stmt 1 view -0
70 .cfi_startproc
71 @ args = 0, pretend = 0, frame = 0
72 @ frame_needed = 0, uses_anonymous_args = 0
73 .loc 1 17 50 is_stmt 0 view .LVU9
74 0000 08B5 push {r3, lr}
75 .cfi_def_cfa_offset 8
76 .cfi_offset 3, -8
77 .cfi_offset 14, -4
78 0002 0A46 mov r2, r1
18:Core/Src/24LC02.c **** if (amsWriteComm(EEPROM_ADDR, addr, data) != 0){
79 .loc 1 18 5 is_stmt 1 view .LVU10
80 .loc 1 18 9 is_stmt 0 view .LVU11
81 0004 0146 mov r1, r0
82 .LVL3:
83 .loc 1 18 9 view .LVU12
84 0006 5020 movs r0, #80
85 .LVL4:
86 .loc 1 18 9 view .LVU13
87 0008 FFF7FEFF bl amsWriteComm
88 .LVL5:
89 .loc 1 18 8 discriminator 1 view .LVU14
90 000c 00B9 cbnz r0, .L10
91 .L7:
19:Core/Src/24LC02.c **** return 1;
20:Core/Src/24LC02.c **** }
21:Core/Src/24LC02.c ****
22:Core/Src/24LC02.c **** return 0;
23:Core/Src/24LC02.c **** }
92 .loc 1 23 1 view .LVU15
93 000e 08BD pop {r3, pc}
ARM GAS /tmp/ccdSIelb.s page 3
94 .L10:
19:Core/Src/24LC02.c **** return 1;
95 .loc 1 19 16 view .LVU16
96 0010 0120 movs r0, #1
97 0012 FCE7 b .L7
98 .cfi_endproc
99 .LFE124:
101 .section .text.eeprom_read,"ax",%progbits
102 .align 1
103 .global eeprom_read
104 .syntax unified
105 .thumb
106 .thumb_func
108 eeprom_read:
109 .LVL6:
110 .LFB125:
24:Core/Src/24LC02.c ****
25:Core/Src/24LC02.c **** uint8_t eeprom_read(uint8_t addr, uint8_t* data) {
111 .loc 1 25 50 is_stmt 1 view -0
112 .cfi_startproc
113 @ args = 0, pretend = 0, frame = 8
114 @ frame_needed = 0, uses_anonymous_args = 0
115 .loc 1 25 50 is_stmt 0 view .LVU18
116 0000 00B5 push {lr}
117 .cfi_def_cfa_offset 4
118 .cfi_offset 14, -4
119 0002 83B0 sub sp, sp, #12
120 .cfi_def_cfa_offset 16
121 0004 0191 str r1, [sp, #4]
26:Core/Src/24LC02.c **** if (amsReadComm(EEPROM_ADDR, addr, &data) != 0){
122 .loc 1 26 5 is_stmt 1 view .LVU19
123 .loc 1 26 9 is_stmt 0 view .LVU20
124 0006 01AA add r2, sp, #4
125 0008 0146 mov r1, r0
126 .LVL7:
127 .loc 1 26 9 view .LVU21
128 000a 5020 movs r0, #80
129 .LVL8:
130 .loc 1 26 9 view .LVU22
131 000c FFF7FEFF bl amsReadComm
132 .LVL9:
133 .loc 1 26 8 discriminator 1 view .LVU23
134 0010 10B9 cbnz r0, .L15
135 .L12:
27:Core/Src/24LC02.c **** return 1;
28:Core/Src/24LC02.c **** };
29:Core/Src/24LC02.c ****
30:Core/Src/24LC02.c **** return 0;
31:Core/Src/24LC02.c **** }...
136 .loc 1 31 1 view .LVU24
137 0012 03B0 add sp, sp, #12
138 .cfi_remember_state
139 .cfi_def_cfa_offset 4
140 @ sp needed
141 0014 5DF804FB ldr pc, [sp], #4
142 .L15:
143 .cfi_restore_state
ARM GAS /tmp/ccdSIelb.s page 4
27:Core/Src/24LC02.c **** return 1;
144 .loc 1 27 16 view .LVU25
145 0018 0120 movs r0, #1
146 001a FAE7 b .L12
147 .cfi_endproc
148 .LFE125:
150 .text
151 .Letext0:
152 .file 2 "/home/chiangni/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-
153 .file 3 "/home/chiangni/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-
154 .file 4 "Core/Inc/ADBMS_Abstraction.h"
ARM GAS /tmp/ccdSIelb.s page 5
DEFINED SYMBOLS
*ABS*:00000000 24LC02.c
/tmp/ccdSIelb.s:21 .text.eeprom_init:00000000 $t
/tmp/ccdSIelb.s:27 .text.eeprom_init:00000000 eeprom_init
/tmp/ccdSIelb.s:60 .text.eeprom_write:00000000 $t
/tmp/ccdSIelb.s:66 .text.eeprom_write:00000000 eeprom_write
/tmp/ccdSIelb.s:102 .text.eeprom_read:00000000 $t
/tmp/ccdSIelb.s:108 .text.eeprom_read:00000000 eeprom_read
UNDEFINED SYMBOLS
amsWriteComm
amsReadComm