FaSTTUBe/TS-DCDC
51
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

I only wanted to show some routing ideas, then this happened...

Browse Source
This commit is contained in:
Oskar Winkels
2025-01-17 01:21:18 +01:00
parent 86003607e1
commit 8125698167
9 changed files with 25121 additions and 9903 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
Hardware/TDK_DCDC_pcb/TDK_DCDC_pcb.kicad_pro
View File

@ -38,8 +38,8 @@
"other_text_upright": false,
"pads": {
"drill": 0.0,
"height": 2.92,
"width": 1.27
"height": 1.65,
"width": 3.43
},
"silk_line_width": 0.1,
"silk_text_italic": false,
@ -123,7 +123,7 @@
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.2,
"min_microvia_drill": 0.1,
"min_resolved_spokes": 2,
"min_resolved_spokes": 1,
"min_silk_clearance": 0.0,
"min_text_height": 0.8,
"min_text_thickness": 0.08,
@ -145,7 +145,7 @@
"teardrop_parameters": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_curve_segcount": 5,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
@ -156,7 +156,7 @@
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_curve_segcount": 5,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
@ -167,7 +167,7 @@
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_curve_segcount": 5,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
@ -484,7 +484,7 @@
"microvia_drill": 0.1,
"name": "HV+",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgb(255, 9, 0)",
"schematic_color": "rgb(255, 153, 0)",
"track_width": 2.0,
"via_diameter": 0.6,
"via_drill": 0.3,
@ -501,7 +501,7 @@
"microvia_drill": 0.1,
"name": "HV-",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgb(0, 11, 255)",
"schematic_color": "rgb(255, 153, 0)",
"track_width": 2.0,
"via_diameter": 0.6,
"via_drill": 0.3,
@ -512,7 +512,20 @@
"version": 3
},
"net_colors": null,
"netclass_assignments": null,
"netclass_assignments": {
"/+VIN": "HV+",
"/-VIN": "HV-",
"/G": "HV+",
"/HV+in": "HV+",
"/HV-in": "HV-",
"/~{EN}": "HV-",
"Net-(D3-K)": "HV+",
"Net-(HV_in1-HV+)": "HV+",
"Net-(HV_in1-HV-)": "HV-",
"Net-(Q1-D)": "HV+",
"Net-(U1--VIN)": "HV-",
"Net-(U1-CNT)": "HV-"
},
"netclass_patterns": []
},
"pcbnew": {